

Code No: R22023

R10**SET - 2****II B. Tech II Semester, Supplementary Examinations, Dec – 2012****SWITCHING THEORY LOGIC DESIGN**

(Com. to EEE, ECE, ECC, BME, EIE)

Time: 3 hours

Max. Marks: 75

Answer any **FIVE** Questions
All Questions carry **Equal** Marks

1. a) Represent the unsigned decimal numbers 975 and 357 in BCD, and then show the necessary steps to find their sum.
b) What is a self complementary code? Explain with two examples. (8M+7M)
2. a) Design a logic circuit having three inputs A, B, C such that output is 1 when A = 0 or whenever B = C = 1. Also obtain logic circuit using NAND gates.
b) Given $AB' + A'B = C$ show that $AC' + A'C = B$. (8M+7M)
3. Minimize the following function using tabular minimization and verify the same with K-map minimization $F = \sum(2,4,9,10,11,12,19,20,21,22,23,24,25,26,29,31)$ (15M)
4. a) Generate 2's complement for the given 4 bit number using Full adders.
b) Write short notes on BCD adder circuit (8M+7M)
5. a) Construct a 4 to 16 line decoder with five 2 to 4 line decoders with enable.
b) Show how BCD ripple counter can be implemented. (7M+8M)
6. a) Give the comparison between PROM, PLA and PAL.
b) Determine whether the X-OR function is a threshold function. Justify.
c) Write short notes on PLA. (6M+5M+4M)
7. a) Distinguish between combinational and sequential logic circuits.
b) Convert a D flip flop into
i) SR flip flop ii) JK flip flop iii) T flip flop. (6M+9M)
8. a) Explain in detail the Mealy state diagram and ASM chart for it with an example.
b) Show that 8 exit paths in an ASM block emanating from the decision boxes that check the eight possible binary values of three control variables. (7M+8M)

